Responsible for translating virtual memory addresses to physical memory addresses as well as several other features such as page protection. Utilizes a [[Translation Lookaside Buffer|TLB]] to cache these mappings, while the [[Kernel Page Table]] contains the array of mappings.